Verilator is a cycle based synthesizable Verilog hardware design language compiler. It produces C++ or SystemC output with speeds compariable to commercial products.
Tools to manage tasks on a remote server from a single point.
A library that implements Perl 5-style regular expressions.