Verilator is a cycle based synthesizable Verilog hardware design language compiler. It produces C++ or SystemC output with speeds compariable to commercial products.
Perl bindings for GTK+ 2.x.
An application to annotate screenshots.