127 projects tagged "Electronic Design Automation (EDA)"

No download Website Updated 18 Dec 2008 Resistors

Screenshot
Pop 24.82
Vit 1.41

Resistors is a program to calculate the most suitable E-series resistors for voltage dividers or for generating other values by putting two resistors in parallel. It is especially useful for selecting resistor values for the voltage dividers used in variable voltage regulators. In effect, the voltage in the middle of the divider is known, and you want to achieve a regulated voltage (the top value).

Download Website Updated 24 Dec 2004 HDLmaker

Screenshot
Pop 54.68
Vit 1.19

HDLmaker generates hierarchical Verilog and VHDL code, PCB netlists, simulation and synthesis scripts/projects/make files, and schematics. It can translate Verilog/VHDL and HDLmaker projects into HTML, including extensive hyperlinking between the modules. It can also translate PADS PCB netlists into Verilog and VHDL and can do some simple VHDL to Verilog translations. HDLMaker synplifies the development of complex FPGAs and ASICs, and has extensive support for most Xilinx FPGAs.

No download Website Updated 12 Jan 2009 Liquid PCB

Screenshot
Pop 44.50
Vit 1.08

Liquid PCB is a computer aided design application for designing printed circuit boards. Unlike other PCB CAD applications, you are not restricted to straight tracks and 45º angles. Instead, you can freely draw tracks any way you like, and the tracks themselves will move and bend as required to maintain your design rules. Vias and components are also free to move and rotate. The user interface exposes all functions through the multi-directional expanding mouse menu and the keyboard instead of through icons and menus.

No download Website Updated 11 Oct 2006 pyspice

Screenshot
Pop 23.24
Vit 1.03

Pyspice is an easily extendable SPICE pre-processor written in Python to reduce simulation times with little loss in accuracy. It was inspired by John Sheahan's spicepp and developed as a modular and extensible method of pre-processing netlists. Primarily, it has been used to reduce netlists from the output of layout extraction tools. It combines parallel MOSFETs and capacitors, and optionally drops small capacitors. Planned improvements include a hierarchical namespace (e.g. .subckt/.ends and .alter blocks), more devices, and .include/.model support. Unlike other pre-processors, comments and blank lines are preserved in their relative positions. This keeps the output netlist readable for subsequent editing or processing.

Download Website Updated 30 Jan 2001 Bartels AutoEngineer

Screenshot
Pop 48.83
Vit 1.01

Bartels AutoEngineer is a commercial CAD tool for electrical / computer engineers. It supports Linux, Win95/NT, DOS, OS/2, HP, DEC and Sun. Features include a schematic Editor with hierarchical design support, Forward/Backward Annotation, PCB Layout system, CAM Processor, CAM View, Integrated, object-oriented database system, User Language Compiler, utility programs for database management, foreign net list and design data import, etc. and part libraries for SCM and PCB layout

No download Website Updated 30 Jan 2001 Dinotrace

Screenshot
Pop 37.28
Vit 1.00

Dinotrace is a graphical viewer for Signal Wave files. It supports the output from Verilog, VCS, and other simulators in addition to simple ASCII. It includes a mode for GNU Emacs allowing signal values to be backannotated into Verilog or C source code.

Download Website Updated 30 Jan 2001 ghydraulic

Screenshot
Pop 27.77
Vit 1.00

ghydraulic is hydraulic network analysis software, with the input files in XML format.

Download Website Updated 30 Jan 2001 spiprog

Screenshot
Pop 17.15
Vit 1.00

SpiProg is a programmer for SPI (Serial Peripheral Interconnect) compatible EEPROMs used in many modern small electronic devices such as cellular phones. The package contains building instructions for a very simple parallel port adaptor and source code of the programming software. It has a small built-in command line driven hex editor and supports devices like Xicor X25640 and Atmel AT25080.

Download Website Updated 08 Oct 2001 svats

Screenshot
Pop 16.16
Vit 1.00

SVATS (Safety Verification Analysis added To Spice) is a Pyhton written EDA tool used for adding repetitive analysis capabilities to perform FMEAs on analogue, and mixed analogue-digital electronic circuits, using Berkeley Spice like simulation SW.

Download Website Updated 01 Dec 2001 Gnu Circuit Analysis Package

Screenshot
Pop 161.74
Vit 1.00

Gnu Circuit Analysis Package is a general purpose circuit simulator. It performs nonlinear DC and transient analysis, fourier analysis, and AC analysis. Spice compatible models for the MOSFET (level 1- 7) and diode are included. This project is not based on Berkeley Spice, but some of the models have been derived from the Berleley models. It was formerly known as 'Al's Circuit Simulator'.

Screenshot

Project Spotlight

bb_log

A fast and tiny logger for Java.

Screenshot

Project Spotlight

CorneliOS

A virtual Web OS.