RSS 20 projects tagged "Electronic Design Automation (EDA)"

Download Website Updated 10 Jun 2011 Platform Independent Petri Net Editor

Screenshot
Pop 73.84
Vit 5.91

Platform Independent Petri Net Editor (PIPE) creates and analyses Petri Nets quickly, efficiently, and effectively. A key design feature is the modular approach adopted for analysis, enabling new modules to be written easily and powerfully, using built-in data layer methods for standard calculations. Six analysis modules are provided, including Invariant Analysis, State-Space Analysis (deadlock, etc.), and Simulation Analysis and Classification. PIPE adheres to the XML Petri net standard (PNML). The file format for saving and loading Petri Nets is extensible through the use of XSLT, the default being PNML.

No download Website Updated 18 Apr 2003 Verilator

Screenshot
Pop 36.99
Vit 63.38

Verilator is a cycle based synthesizable Verilog hardware design language compiler. It produces C++ or SystemC output with speeds compariable to commercial products.

No download Website Updated 08 Jul 2003 GraphPak for Qt

Screenshot
Pop 39.94
Vit 1.00

GraphPak is a programming library of 2D and 3D charting objects for the Qt toolkit. It provides software developers with a set of C++ objects to easily create charts or graphs that aid in the visual presentation of technical and business data. This release includes Bar, Line, Pie, Ring, Area, Hi-Lo, Box and Whisker, and Polar charts. It is based on the KD Chart product from Klarälvdalens Datakonsult AB.

Download Website Updated 16 Jun 2010 Balsa Asynchronous Synthesis System

Screenshot
Pop 60.25
Vit 4.28

Balsa is an asynchronous circuit simulation and synthesis system. Balsa is built around the Handshake Circuits methology, and it can generate gate level netlists from high-level descriptions in the Balsa language. Both dual-rail (QDI) and single-rail (bundled data) circuits can be generated.

No download Website Updated 11 Sep 2004 Alliance CAD System

Screenshot
Pop 90.17
Vit 1.74

Alliance CAD System is a set of EDA tools and portable cell libraries for VLSI design. It covers a wide range of the standard design flow (from VHDL up to layout). It includes a VHDL simulator, RTL synthesis tools, place and route tools, netlist extractor, DRC, and a layout editor.

Download Website Updated 27 Oct 2005 JFDraw

Screenshot
Pop 115.15
Vit 3.99

JFDraw is a Java vector graphics drawing application and library package. It is focused on vector graph drawing field. It is useful for mechanical, electronic, architectural graph drawing applications, or even business process or workflow graphs.

Download Website Updated 28 Nov 2004 annotate_gschem

Screenshot
Pop 14.90
Vit 1.00

annotate_gschem can annotate (number part REFDESs) a schematic drawn with gschem. It can optionally renumber the same parts on a board file drawn with xpcb.

Download Website Updated 28 Nov 2004 gschem2xpcb

Screenshot
Pop 19.75
Vit 1.00

gschem2xpcb creates a new printed circuit board layout for xpcb from a gschem schematic with the parts neatly arranged outside the board margins ready for manual placement.

Download Website Updated 11 Apr 2011 ACL2

Screenshot
Pop 74.94
Vit 4.97

ACL2 is a mathematical logic, programming language, and mechanical theorem prover based on the applicative subset of Common Lisp. It is an "industrial-strength" version of the NQTHM or Boyer/Moore theorem prover, and has been used for the formal verification of commercial microprocessors, the Java Virtual Machine, interesting algorithms, and so forth.

Download Website Updated 11 Apr 2005 la2vcd

Screenshot
Pop 33.11
Vit 1.42

la2vcd is a utility that translates waveforms captured with HP and Agilent logic analyzers (such as the 16500B) into a VCD file for use with a waveform viewer application such as GTKWave.

Screenshot

Project Spotlight

ADempiere

An ERP system.

Screenshot

Project Spotlight

icctext

A utility to edit text tags in an ICC profile.