RSS 7 projects tagged "Electronic Design Automation (EDA)"

No download Website Updated 11 Apr 2005 Pinapa

Screenshot
Pop 24.25
Vit 57.44

Pinapa is a SystemC front-end based on GCC and the SystemC library itself. It is able to extract both the architecture and the syntax information of a SystemC program.

No download Website Updated 29 May 2011 mprfgen

Screenshot
Pop 15.23
Vit 32.57

mprfgen is a multi-port memory generator that can be used for VHDL designs. It can generate either generic or Xilinx-specific (through component instantiation) multi-port memories.

Download Website Updated 26 Oct 2004 DiaCanvas2

Screenshot
Pop 58.22
Vit 4.19

DiaCanvas2 is a flexible diagramming widget. It is based on GnomeCanvas. It uses its own constraint solver to maintain relationships between items on the canvas. It is Model/View/Controller-based and makes full use of GnomeCanvas' features.

Download Website Updated 30 Jan 2001 DiaCanvas

Screenshot
Pop 48.34
Vit 1.43

DiaCanvas is a generalized version of the drawing canvas used by DIA. It extends some features used by DIA and adds new ones, while preserving as many of the original features as possible. This project is no longer actively maintained. It is suggested that you try DiaCanvas2 instead.

No download Website Updated 18 Dec 2008 Resistors

Screenshot
Pop 24.10
Vit 1.41

Resistors is a program to calculate the most suitable E-series resistors for voltage dividers or for generating other values by putting two resistors in parallel. It is especially useful for selecting resistor values for the voltage dividers used in variable voltage regulators. In effect, the voltage in the middle of the divider is known, and you want to achieve a regulated voltage (the top value).

No download Website Updated 30 Jan 2001 Dinotrace

Screenshot
Pop 39.31
Vit 1.00

Dinotrace is a graphical viewer for Signal Wave files. It supports the output from Verilog, VCS, and other simulators in addition to simple ASCII. It includes a mode for GNU Emacs allowing signal values to be backannotated into Verilog or C source code.

Download Website Updated 13 May 2003 Taverna

Screenshot
Pop 49.92
Vit 1.00

Taverna is a collection of workflow enactment and description components, including a high level language for workflows called Scufl (Simple Conceptual Unified Flow Language), a pure Java object model, parser to populate the model, and a set of views and controllers (including some Swing components to drop into your workflow-enabled applications). In order to actually run workflows you also need the myGrid workflow enactment engine.

Screenshot

Project Spotlight

TurnKey Symfony Appliance

A Symfony appliance that is easy to use and lightweight.

Screenshot

Project Spotlight

Xidel

Downloading and extraction of data from webpages.