RSS 107 projects tagged "Electronic Design Automation (EDA)"

Download Website Updated 27 Jan 2014 TTA-based Co-design Environment

Screenshot
Pop 187.73
Vit 14.43

TTA-based Co-design Environment (TCE) is a toolset that provides a complete co-design flow from C programs down to synthesizable VHDL and parallel program binaries. Processor customization points include the register files, function units, supported operations, and the interconnection network.

No download Website Updated 10 Jan 2014 Slam-Edit

Screenshot
Pop 143.12
Vit 27.26

Slam is a mature IC Layout editor with the ability to edit very large designs (such as stream files larger than 10GB). Novel features include threading for redraw, support for displaying on multiple X servers simultaneously, and a Tcl interface to the database for user extensibility. The system is a library based system with multi-user support. Programmable structures (P-Cells) are available in Tcl. The editor includes gds input and output.

No download Website Updated 22 Jun 2013 Electric

Screenshot
Pop 173.84
Vit 18.75

Electric is a complete EDA system that can handle many forms of circuit design, including Schematic Capture (digital and analog), Custom IC layout, Logic Simulation, Electro-mechanical hybrid layout, Programmable logic (FPGAs) and much more.

No download Website Updated 20 Feb 2013 DOLPHIN SMASH

Screenshot
Pop 125.61
Vit 21.10

Dolphin Smash is a mixed-signal, multi-language simulator for IC or PCB designs. It uses SPICE syntax for analog descriptions, Verilog-HDL and VHDL for digital, Verilog-A/AMS, VHDL-AMS and ABCD (a combination of SPICE and C) for analog behavioral, and C for DSP algorithms.

No download Website Updated 01 Nov 2012 GTKWave

Screenshot
Pop 147.65
Vit 26.32

GTKWave is a wave viewer for Verilog simulation. The viewer supports execution of Tcl scripts and enhanced Drag and Drop operations.

No download Website Updated 16 Oct 2012 Piklab

Screenshot
Pop 107.99
Vit 10.27

Piklab is an integrated development environment for applications based on PIC and dsPIC microcontrollers. Supported compilers are: the Small Device C Compiler, the GNU PIC Utilities, PICC compilers, the PIC30 toolchain, the C18 compiler, the JAL and JALV2 compilers, the CSC compiler, and the Boost compilers. Supported programmers: ICD2, PICkit, PICkit2, PicStart+, and most direct programmers. Supported debuggers: ICD2 and GPSim. A commandline programmer/debugger is also provided.

Download Website Updated 16 Jul 2012 DOLPHIN SLED

Screenshot
Pop 61.40
Vit 6.84

DOLPHIN SLED is a hierarchical schematic entry solution with graphic linking of components, hierarchical configuration of the netlist, and multi-language netlisting (SPICE, Verilog, VHDL-AMS, etc.). Interoperability with other schematic entry tools, particularly the ECS family (including Synario, Cohesion, and Laker-AMS) is ensured for capitalizing on legacy designs and cooperative work. Interoperability is ensured through standard design exchange formats (EDIF2) and scriptability for customization.

Download Website Updated 20 Jun 2012 Qfsm

Screenshot
Pop 136.69
Vit 9.78

Qfsm is a graphical editor for easily drawing finite state machines, written in C++ using Qt. Transitions can have either binary or ASCII conditions. Machines can be simulated and integrity checks applied, enabling verification of proper design and operation.

No download Website Updated 18 May 2012 Scheture

Screenshot
Pop 65.59
Vit 5.81

Scheture is a hierarchical schematic capture system with built-in netlisters for Spice and Verilog. It has built-in plotting for Postscript, HP PCL and HP GL/2 printers and plotters. It includes a set of symbol primitives, and allows user-defined symbol primitives to allow for extensive customization of primitive properties. The system supports wire buses and iterated instances. The system also supports global pins and implicitly connected pins on a specific sheet. Supported platforms include Solaris and Linux (32- and 64-bit).

No download Website Updated 05 Aug 2011 ReliaFree

Screenshot
Pop 16.85
Vit 1.61

The ReliaFree Project is an alternative to commercial, proprietary reliability, availability, maintainability, and safety (RAMS) analysis software. The ReliaFree Project is an integrated suite of tools. Any number of analyses can be linked together such that an update to one module will result in all linked modules being updated appropriately. This approach provides a closed loop life-cycle with visibility into a product's performance throughout. The same database is used to store field failure data as is used to store design prediction information.

Screenshot

Project Spotlight

sysfunc

A shell library intended for Unix sysadmins.

Screenshot

Project Spotlight

PHP Email address validation component

PHP class to verify if a e-mail address is valid.