RSS 70 projects tagged "Electronic Design Automation (EDA)"

Download Website Updated 04 Oct 2005 (F)PhotoLITography optics simulation appli...

Screenshot
Pop 29.39
Vit 1.00

(F)PhotoLITography optics simulation application (FLIT) simulates the propagation of light waves in a photolithograph. The mask is described by a vector file, which is rasterized with the required resolution.

Download Website Updated 11 Apr 2011 ACL2

Screenshot
Pop 74.62
Vit 4.96

ACL2 is a mathematical logic, programming language, and mechanical theorem prover based on the applicative subset of Common Lisp. It is an "industrial-strength" version of the NQTHM or Boyer/Moore theorem prover, and has been used for the formal verification of commercial microprocessors, the Java Virtual Machine, interesting algorithms, and so forth.

Download Website Updated 22 Jul 2013 ASCO

Screenshot
Pop 77.23
Vit 12.98

The ASCO project aims to bring circuit optimization capabilities to existing SPICE simulators using a high-performance parallel differential evolution (DE) optimization algorithm. It supports Eldo, HSPICE, LTSpice, Spectre, Qucs, and ngspice.

Download Website Updated 27 Mar 2004 ATEProg

Screenshot
Pop 21.28
Vit 1.77

ATEProg is a set of software which can program AT89XX and AT89X051 microcontroller chips (and others) in the ATE2000 programmer (and others).

Download Website Updated 16 Jun 2010 Balsa Asynchronous Synthesis System

Screenshot
Pop 60.00
Vit 4.28

Balsa is an asynchronous circuit simulation and synthesis system. Balsa is built around the Handshake Circuits methology, and it can generate gate level netlists from high-level descriptions in the Balsa language. Both dual-rail (QDI) and single-rail (bundled data) circuits can be generated.

Download Website Updated 12 Nov 2002 ChipVault

Screenshot
Pop 56.67
Vit 2.33

ChipVault is a chip development program for organizing VHDL and Verilog designs. ChipVault displays designs hierarchically and provides for rapid design navigation and editor launching. ChipVault provides hooks for performing bottom-up tasks such as launching RTL compilers, synthesis, block generation and instantiation, and includes simple to use Revision Control and Issue Tracking systems to help facilitate large group design projects with multiple designers and hundreds of design files. ChipVault is written in Perl and is small, fast, and efficient.

No download Website Updated 17 Feb 2005 Confluence System Design Language

Screenshot
Pop 57.64
Vit 1.75

Confluence is a functional programming language for reactive system design, including FPGAs, ASICs, and hard-real-time software. Confluence system descriptions have a large information to linecount ratio. It is typically two to five times more compact than Verilog. Confluence can compile a single body of source code into to Verilog, VHDL, C, and NuSMV.

Download Website Updated 21 Nov 2010 Covered

Screenshot
Pop 47.37
Vit 7.74

Covered is a Verilog code coverage utility that reads in a Verilog design and a generated VCD/LXT/FST dumpfile from that design and generates a coverage file that can be merged with other coverage files or used to create a coverage report. Covered also contains the GUI coverage report utility that reads in a coverage file to allow interactive coverage discovery. Areas of coverage measured by Covered are: line, toggle, memory, combinational logic, FSM state/state-transition and assertion coverage.

Download Website Updated 28 Jul 2007 DREAM Tool

Screenshot
Pop 25.77
Vit 1.93

The Distributed Real-time Embedded Analysis Method (DREAM) is a tool and method for the real-time verification and performance estimation of distributed real-time embedded (DRE) systems. It focuses on the practical application of formal verification and timing analysis to real-time middleware.

No download Website Updated 30 Jan 2001 Dinotrace

Screenshot
Pop 39.43
Vit 1.00

Dinotrace is a graphical viewer for Signal Wave files. It supports the output from Verilog, VCS, and other simulators in addition to simple ASCII. It includes a mode for GNU Emacs allowing signal values to be backannotated into Verilog or C source code.

Screenshot

Project Spotlight

LiVES

A high quality video editing system and VJ tool.

Screenshot

Project Spotlight

OpenNetHome

Home automation software.