RSS 79 projects tagged "Electronic Design Automation (EDA)"

Download Website Updated 11 Apr 2011 ACL2

Screenshot
Pop 74.30
Vit 4.97

ACL2 is a mathematical logic, programming language, and mechanical theorem prover based on the applicative subset of Common Lisp. It is an "industrial-strength" version of the NQTHM or Boyer/Moore theorem prover, and has been used for the formal verification of commercial microprocessors, the Java Virtual Machine, interesting algorithms, and so forth.

No download Website Updated 15 Jul 2010 BOUML

Screenshot
Pop 118.95
Vit 6.31

BOUML is a UML 2 tool box that allows you to specify and generate code in C++, Java, IDL, and PHP. BOUML is very fast and doesn't require much memory to manage several thousands of classes. BOUML is extensible, and the external tools (named plug-outs) can be written in C++ or Java, using BOUML for their definition as any other program. UML models can be exported to HTML pages, including PNG or SVG graphics.

Download Website Updated 30 Jan 2001 Bartels AutoEngineer

Screenshot
Pop 48.41
Vit 1.02

Bartels AutoEngineer is a commercial CAD tool for electrical / computer engineers. It supports Linux, Win95/NT, DOS, OS/2, HP, DEC and Sun. Features include a schematic Editor with hierarchical design support, Forward/Backward Annotation, PCB Layout system, CAM Processor, CAM View, Integrated, object-oriented database system, User Language Compiler, utility programs for database management, foreign net list and design data import, etc. and part libraries for SCM and PCB layout

No download Website Updated 30 Jan 2001 BitGen

Screenshot
Pop 44.43
Vit 2.04

BitGen accepts text strings of 1's, 0's and hex digits and converts them to equivalent "pwl" voltage sources for inclusion in netlists for circuit simulation (with SPICE or Spectre, for example). Periodic waveforms (eg, clocks) can be exported as "pulse" voltage sources. Parameters such as rise time, fall time, pulse width and duty cycle can be set on a waveform-by-waveform basis. BitGen is written in Perl with the Perl/Tk toolkit and has an easy-to-use graphical interface.

Download Website Updated 12 Nov 2002 ChipVault

Screenshot
Pop 57.06
Vit 2.33

ChipVault is a chip development program for organizing VHDL and Verilog designs. ChipVault displays designs hierarchically and provides for rapid design navigation and editor launching. ChipVault provides hooks for performing bottom-up tasks such as launching RTL compilers, synthesis, block generation and instantiation, and includes simple to use Revision Control and Issue Tracking systems to help facilitate large group design projects with multiple designers and hundreds of design files. ChipVault is written in Perl and is small, fast, and efficient.

No download Website Updated 17 Feb 2005 Confluence System Design Language

Screenshot
Pop 57.92
Vit 1.75

Confluence is a functional programming language for reactive system design, including FPGAs, ASICs, and hard-real-time software. Confluence system descriptions have a large information to linecount ratio. It is typically two to five times more compact than Verilog. Confluence can compile a single body of source code into to Verilog, VHDL, C, and NuSMV.

Download Website Updated 16 Jul 2012 DOLPHIN SLED

Screenshot
Pop 61.56
Vit 6.82

DOLPHIN SLED is a hierarchical schematic entry solution with graphic linking of components, hierarchical configuration of the netlist, and multi-language netlisting (SPICE, Verilog, VHDL-AMS, etc.). Interoperability with other schematic entry tools, particularly the ECS family (including Synario, Cohesion, and Laker-AMS) is ensured for capitalizing on legacy designs and cooperative work. Interoperability is ensured through standard design exchange formats (EDIF2) and scriptability for customization.

Download Website Updated 28 Jul 2007 DREAM Tool

Screenshot
Pop 25.46
Vit 1.93

The Distributed Real-time Embedded Analysis Method (DREAM) is a tool and method for the real-time verification and performance estimation of distributed real-time embedded (DRE) systems. It focuses on the practical application of formal verification and timing analysis to real-time middleware.

Download Website Updated 03 Oct 2004 Eagle

Screenshot
Pop 97.49
Vit 2.51

The Eagle EDA software is composed of tightly integrated modules for PCB design, including Schematic Capture, Board Layout, and Autorouter. There is a free full-function (only board size limited) non-commercial license available for hobby and educational use as well. Windows, DOS, and of course, Linux versions are available.

Download Website Updated 15 May 2011 Easy Funktion

Screenshot
Pop 75.10
Vit 9.42

Easy Funktion is 2D function plotter software with an equation solver. It has an office-like GUI frontend and features a built-in pocket calculator, calculating with complex numbers (with special extensions for electronics, e.g. capacitor/inductor impedance), a function to export to spreadsheet software, and an advanced formula editor with automatic formatting.

Screenshot

Project Spotlight

PHP Server Monitor

A tool to monitor your servers and websites.

Screenshot

Project Spotlight

patool

A portable archive file manager.