Projects / Verilator

Verilator

Verilator is a cycle based synthesizable Verilog hardware design language compiler. It produces C++ or SystemC output with speeds compariable to commercial products.

Tags
Licenses
Operating Systems
Implementation

Recent comments

21 Jul 2009 11:39 ALMousselli

I guess it is a good project

Screenshot

Project Spotlight

OpenStack4j

A Fluent OpenStack client API for Java.

Screenshot

Project Spotlight

TurnKey TWiki Appliance

A TWiki appliance that is easy to use and lightweight.