Projects / HDLmaker

HDLmaker

HDLmaker generates hierarchical Verilog and VHDL code, PCB netlists, simulation and synthesis scripts/projects/make files, and schematics. It can translate Verilog/VHDL and HDLmaker projects into HTML, including extensive hyperlinking between the modules. It can also translate PADS PCB netlists into Verilog and VHDL and can do some simple VHDL to Verilog translations. HDLMaker synplifies the development of complex FPGAs and ASICs, and has extensive support for most Xilinx FPGAs.

Tags
Licenses
Operating Systems
Implementation

RSS Recent releases

No changes have been submitted for this release.

Screenshot

Project Spotlight

llpp

A PDF pager.

Screenshot

Project Spotlight

Nuxis

An integrated solution for virtualization management.