Projects / DOLPHIN SMASH / Releases

All releases of DOLPHIN SMASH

  •  03 Aug 2006 00:49
Avatar

    Release Notes: This release delivers increased logic simulation speed, both at gate level and at behavioral level, along with a number of fixes.

    •  09 Jul 2006 21:25
    Avatar

      Release Notes: This release provides major improvements, including a Graphical User Interface for Trading-off Accuracy and Rapidity (GUITAR), an add-on for logic power consumption estimation, extended compliance with Verilog-AMS and VHDL-AMS standards, and unleashed SPICE and VHDL-AMS mixity allowing any hierarchical instantiations.

      •  26 Jan 2006 01:38
      Avatar

        Release Notes: Many bugfixes and display cleanups. Support has been added for 64-bit values and jitter.

        •  30 Mar 2005 21:16
        Avatar

          Release Notes: This release provides enhanced data extractors, output summaries, toggle tests, dispersion displays and the like, as well as the patented SWIFT algorithm, allowing time-domain simulations to be performed two to three times faster on transistor-based circuits, with no loss of accuracy.

          •  30 Mar 2005 21:16
          Avatar

            Release Notes: This release provides the Berkeley BSIM4v3 transistor model, including stress effects.

            •  20 Jul 2004 09:15
            Avatar

              Release Notes: This release now supports new types and syntaxes of voltage and current sources for compatibility with HSPICE netlists. VHDL-AMS units can now be directly instantiated in SPICE sub-circuits.

              •  10 Mar 2004 00:57
              Avatar

                Release Notes: This release improves the netlist parsing for better compatibility with PSpice netlists. It implements reporting of environment variables to circuit load report in order to simplify the debugging of environment related issues when using environment variables in the pattern file or in library files.

                •  04 Jan 2004 20:06
                Avatar

                  Release Notes: Device model approximation has been implemented using a combination of a simplified device model (fast evaluation) and a full device model (accurate evaluation) to accelerate transient analysis of MOS transistors. This release improves mixed-language hierarchical instantiation and implements the instantiation of Verilog modules in VHDL architectures. Architecture-specific checks for equation count vs. quantity count checks in VHDL-AMS have been implemented.

                  •  16 Dec 2003 20:34
                  Avatar

                    Release Notes: This release adds support of global SPICE nets in Verilog descriptions so that global nets, defined using the .GLOBAL directive, can be used in Verilog modules without having been explicitly defined in Verilog or specified in the module inputs/outputs.

                    •  02 Jul 2003 21:49
                    Avatar

                      Release Notes: This release implements memory optimizations for large SPICE circuits as well as major speed improvements for simulation of second and third order VHDL-AMS models, which is particularly important for complex MEMS designs. This release also provides co-simulation with SystemC models, and graphic interface improvements such as a configurable toolbar.

                      Screenshot

                      Project Spotlight

                      episoder

                      A tool to tell you about new episodes of your favourite TV shows.

                      Screenshot

                      Project Spotlight

                      BalanceNG

                      A modern software IP load balancer.